Japanese Patent Laid-Open Publication No. 56-111258

Laid-Open Date: September 2, 1981

Application No. 55-160

Application Date: January 7, 1980

Request for Examination: Not made

Inventor: Seiichi Iwamatsu

Applicant: Chou-L.S.I. Gijutsu Kenkyu Kumiai

Title of the Invention:

THIN FILM SEMICONDUCTOR DEVICE

Claims:

A thin film semiconductor device characterized in that a single crystal semiconductor film is formed over a substrate or a film made of silicon nitride through a silicon oxide film, and active regions are formed on said semiconductor film.

Detailed Description of the Invention:

This invention relates to a thin film semiconductor device fabricated by use of a single crystal semiconductor film formed over a dielectric substrate or a dielectric film.

It is known to fabricate a thin film IGFET (insulated gate field effect transistor) by the steps of forming a polycrystalline Si film over a single crystal Si substrate through a SiO₂ film, scanning (so-called "laser annealing")

the poly-Si film to convert it to a single crystal while a laser beam is irradiated to the poly-Si film to heat it, and using the Si film so converted to the single crystal.

However, such a semiconductor device is not free from the problem that ionic contaminants such as Na^+ enter the SiO_2 film as the underlying film of the single Si film and invite fluctuation of various characteristics of IGFET such as its threshold voltage V_{TM} .

It is an object of the present invention to provide a novel thin film semiconductor device that eliminates the problem described above.

The semiconductor device according to the present invention is characterized by skillfully utilizing the property of silicon nitride of impeding ionic contaminants, and by preventing the ionic contaminants from entering the SiO_2 film as the underlying film. Hereinafter, the present invention will be explained in detail with reference to an embodiment thereof shown in the accompanying drawings.

FIG. 1 shows a thin film IGFET according to an embodiment of the present invention. Reference numeral 10 denotes a single crystal Si substrate. Reference numeral 11 denotes a Si,N4 film formed on the substrate 10 to a thickness of 0.1 to 2 μ m by a CVD process, or the like. Reference numeral 12 denotes a SiO₂ film formed on the Si,N4 film by the CVD process,

or the like.

The substrate 10 may be made of polycrystalline Si or a dielectric such as sapphire, quartz, or the like.

A poly-Si film or an amorphous Si film is deposited onto the SiO₂ film by the CVD process or vacuum deposition. While being irradiated and heated by a laser beam, etc, this Si film is scanned and converted to a single Si film 13. The single crystal Si film 13 is converted to a P type as a P type deciding impurity such as boron is doped before or after its crystallization to the single crystal.

A gate insulating SiO₂ film is formed on the surface of the P type Si film 13 by a thermal formation method, or the like, and a poly-Si film 15 is deposited to this SiO₂ film 14 by the CVD process, or the like. This poly-Si film 15 is patterned into a predetermined gate pattern, and the SiO₂ film 14 below the Si film 15 is then selectively etched with the Si film 15 as the mask, whenever necessary. Selective diffusion treatment or selective ion implantation treatment is carried out with Si film 15 and the SiO₂ portion below the former as the mask, forming thereby N* type source region 16 and drain region 17. Since an N type deciding impurity is simultaneously doped into the Si film 15, too, the Si film 15 is converted to the N* type (or its resistance is lowered).

In the thin film IGFET described above, the Si_3N_4 film 11 is interposed between the substrate 10 and the SiO_2 film

12 and checks invasion of the ionic contaminants into the SiO₂ film 12. Therefore, influences of the ionic contaminants on the channel region as the active region formed in the single crystal Si film 13 on the SiO₂ film can be minimized. The Si₃N₄ film 11 comes into contact with the single crystal Si film 13 not directly but through the SiO₂ film 12. Consequently, the interface charge density $Q_{\rm ss}$ becomes desirably small for stabilizing the characteristics. Incidentally, $Q_{\rm ss}$ is about $10^{12}/{\rm cm}^3$ for the Si-Si₃N₄ interface and is about $2 \times 10^{10}/{\rm cm}^3$ for the Si-SiO₂ interface.

FIG. 2 shows a thin film IGFET according to another embodiment of the present invention. In the drawing, like reference numerals are used to identify like constituents as in FIG. 1 and the detailed explanation of such constituents will be omitted. The feature of the device shown in FIG. 2 resides in that after holes are formed at positions corresponding to scribe lines A and B of the SiO2 film 12 in such a way as to encompass the FET formation portion, the single crystal Si film 13 is formed, and a SiO2 film 18 for isolation is then formed by a selective oxidation treatment in such a way as to encompass the FET formation portion. According to this arrangement, the single crystal Si film portion 13A outside the SiO₂ film 18 encompasses the FET formation portion while keeping contact with the Si_N, film 11. Moreover, such an enclosure structure remains even after scribing is conducted

along the scribe lines A and B and the substrate 10 is diced into a plurality of chips or pellets. Therefore, the edge part of the SiO₂ film 12 is covered with the single crystal Si film portion 13A and is not exposed to the chip edge with the result that a greater effect of preventing ionic contamination can be obtained than in the case of FIG. 1.

FIG. 3 shows a thin film IGFET according to still another embodiment of the present invention. Like reference numerals are used in this drawing as in FIG. 1, and the explanation of like constituents will be omitted. The feature of IGFET shown in FIG. 3 is that after a ring-like hole is so formed in the $\mathrm{SiO_2}$ film 12 as to encompass the FET formation portion, the FET portion is formed by the method described with reference to FIG. la protective film 19 of PSG (phospho-silicate glass) covers the FET portion, a ring-like hole corresponding to the ring-like hole of the SiO_2 film is then formed in the protective film 19, and the Si_3N_4 film 20 is thereafter formed over the According to entire surface of the substrate. arrangement, the Si_3N_4 film 20 comes into contact with the Si_3N_4 film 11 on the surface of the substrate through the ring-like holes formed in the protective film 19 and in the SiO, film. Therefore, the FET portion is encompassed and covered as a whole with the Si_3N_4 films 11 and 20. Consequently, this embodiment provides a greater ionic contamination prevention effect and a greater passivation effect than in the cases of FIGS. 1 and 2.

Incidentally, the Si_3N_4 film is formed on the surface of the substrate in the embodiments given above but the substrate itself may well be made of a Si_3N_4 material. In such a case, the Si_3N_4 film need not be formed on the surface of the substrate.

Brief Description of the Drawings:

FIGS. 1, 2 and 3 are sectional views each showing a thin film IGFET according to a different embodiment of the present invention.

- 10: substrate
- 11: Si,N4 film
- 12: SiO₂ film
- 13: single crystal Si film

DIALOG(R)File 352:Derwent WPI

(c) 2003 Thomson Derwent. All rts. reserv.

003216055

WPI Acc No: 1981-76612D/198142

Thin film semiconductor device - of single crystal semiconductor film

formed on silicon oxide film on silicon nitride substrate

Patent Assignee: CHO LSI GIJUTSU KENKYU KUMIAI (CHOL)

Number of Countries: 001 Number of Patents: 001

Patent Family:

Patent No Kind Date Applicat No Kind Date Week

JP 56111258 A 19810902

198142 B

Priority Applications (No Type Date): JP 80160 A 19800107

Patent Details:

Patent No Kind Lan Pg Main IPC Filing Notes

JP 56111258 A 3

Abstract (Basic): JP 56111258 A

A thin-film semiconductor device comprises a silicon nitride substrate or film, a silicon oxide formed on the silicon nitride substrate or film, a single crystal semiconductor film formed on the silicon oxide film, and active regions formed in the semiconductor film.

It is possible to prevent ionic contaminative materials from invading into a SiO2 film as an underlying layer because a Si3N4 film is formed on a substrate.

In an example a Si2N4 film and a SiO2 film are formed on a single crystal Si substrate. A polycrystalline Si film is deposited on the SiO2 film and crystallised by a laser beam to form a single crystal Si film doped with boron. A gate SiO2 film and a poly-Si gate electrode are formed on the single crystal Si film. An N+-type source and drain are formed in the single crystal Si film by ion implantation.

Title Terms: THIN; FILM; SEMICONDUCTOR; DEVICE; SINGLE; CRYSTAL; SEMICONDUCTOR; FILM; FORMING; SILICON; OXIDE; FILM; SILICON; NITRIDE; SUBSTRATE

Derwent Class: L03

International Patent Class (Additional): H01L-021/76; H01L-027/12;

H01L-029/78 File Segment: CPI DIALOG(R)File 347:JAPIO

(c) 2003 JPO & JAPIO. All rts. reserv.

00790958

Image available

THIN FILM SEMICONDUCTOR DEVICE

PUB. NO.:

56-111258 [JP 56111258 A]

PUBLISHED:

September 02, 1981 (19810902)

INVENTOR(s): IWAMATSU SEIICHI

APPLICANT(s): CHIYOU LSI GIJUTSU KENKYU KUMIAI [470093] (A Japanese Company

or Corporation), JP (Japan)

APPL. NO.:

55-000160 [JP 80160]

FILED:

January 07, 1980 (19800107)

INTL CLASS:

[3] H01L-027/12; H01L-021/76; H01L-029/78

JAPIO CLASS: 42.2 (ELECTRONICS -- Solid State Components)

JAPIO KEYWORD: R096 (ELECTRONIC MATERIALS -- Glass Conductors); R097

(ELECTRONIC MATERIALS -- Metal Oxide Semiconductors, MOS);

R100 (ELECTRONIC MATERIALS -- Ion Implantation)

JOURNAL:

Section: E, Section No. 84, Vol. 05, No. 186, Pg. 32,

November 25, 1981 (19811125)

ABSTRACT

PURPOSE: To protect a channel region from ionic contaminated materials, by forming a monocrystalline semiconductor film with an intervention of SiO(sub 2) film on an Si(sub 3)N(sub 4) substrate or film and forming an active region thereon.

CONSTITUTION: An SiO(sub 2) film 12 is formed on an Si(sub 3)N(sub 4) film 11 which is formed on a monocrystalline Si substrate 10. A P type monocrystalline film 13 is formed on the film 12. And on the film 12, a gate insulating SiO(sub 2) film 14 and a polycrystalline Si film 15 as a gate electrode are formed, and a source region 16 and a drain region 17 are formed with the films 15, 14 as masks. In a thin film insulated gate FEt with such an arrangement, because the Si(sub 3)N(sub 4) film 11 between the 10 and the film 12 prevent the intrusion of the ionic substrate contaminated materials to the film 12, the channel region formed in the film 13 as an active region can be protected against the ionic contaminated materials.

(9) 日本国特許庁 (JP)

の特許出願公開

砂公開特許公報(A)

昭56-111258

(1) Int. Cl.3

識別記号

厅内整理番号

砂公開 昭和56年(1981)9月2日

H 01 L 27/12 21/76 29/78

6426—5 F 6426—5 F 6603—5 F

発明の数 1 審査請求 未請求

(全 3 頁)

砂薄膜半導体装置

願 昭55--160

砂出

20特

(;

願 昭55(1980)1月7日

仰発 明 者

者 岩松誠一 川崎市高津区宮崎4丁目1番1

号超エル・エス・アイ技術研究

組合共同研究所内

⑩出 願 人 超エル・エス・アイ技術研究組

合

東京都港区三田一丁目 4番28号

(三田国際ビルヂング21階)

仍代 理 人 弁理士 薄田利幸

明 脚 曹

発明の名称 薄膜半導体装置

特許請求の範囲

1. シリコンナイトライドからなる基板又は顔の 上にシリコンオキサイド膜を介して単級基半導体 膜を形成すると共にとの半導体膜に活性領域を形 成したことを特徴とする薄膜半導体装置。

発明の詳細な説明

本発明は、誘電体差板叉は簡単体膜上に形成した単結晶半導体膜を用いて構成される薄膜半導体 装置に関する。

従来、単結晶81基板上に810x膜を介して多結晶81膜を形成した後、この多結晶81膜を形成した後、この多結晶81膜をレーザービームで照射加熱しながら走査(いわゆるレーザーアニール)して単結晶化させ、この単結晶化された81膜を用いて薄膜IGPBT(絶縁ゲート電界効果トランジスタ)を構成することはすでに知られている。

しかるに、とのようを半導体装置においては、 単結品 8 1 膜の下地としての 8 1 0 x 膜中に Na † 等のイオン性汚染物質が侵入し、IGFBTのスレンシュホールド電圧 V_{TB} 等の賭特性を変動させる不都合があつた。

本発明の目的は、とのよりな不都合をなくした 新規な薄膜半導体装置を提供するととにある。

本発明による装置は、シリコンナイトライドがイオン性汚染物質を阻止する性質を有することを 巧みに利用して単結晶半導体膜の下地膜としての 810。膜にイオン性汚染物質が侵入するのを防止 するようにしたことを特徴とするものであつて、 以下、添付図面に示す契施例について詳述する。

第1図は、本発明の一実施例による薄膜IGV BTを示するので、10は単結晶 B 1 基板、11 は基板 10上に C V D 法等により 0.1~2 μ m の 厚さに形成された B 1, B, 膜、 12は B 1, B, 膜上 に C V D 法等により形成された B 10, 膜である。 基板 10は B 結晶 B 1 であつてもよく、サファイ ア・石英等の誘電体であつてもよい。

810.膜上には 0 V D 法又は蒸溜法券により多 結晶 B 1 膜又はアモルフアス B 1 膜が被滑され、 との81膜はレーザービーム等で照射加熱しなが 5走査されるととにより単結晶81度13に変換 される。単結晶81度13は単結晶化の前叉は後 の段階でポロン等のP競決定不細物をドープする ととによつてP塑化される。

P型 8 1 膜 1 3 の表面には熱生成法等によりゲート影響用 8 1 0, 膜 1 4 が形成され、 8 1 0。膜 1 4 上には C V D 法等により多結晶 8 1 膜 1 5 が 被増される。 この多結晶 8 1 膜 1 5 が で ターンにしたがつてパターニングされ、 この 後必要に応じて 8 1 膜 1 5 の下の 8 1 0。膜 1 4 も 8 1 膜 1 5 をマスクとして選択エッチされる。 そして、 8 1 膜 1 5 及び その下の 8 1 0。部分をマスクとして、 8 1 膜 1 5 及び その下の 8 1 0。部分をマスクとする選択的拡散処理又は選択的イオン打込の 理により N + 型のソース領域 1 6 及びドレイン領域 1 7 が形成され、 これと同時に 8 1 膜 1 5 が N + 型 次定不納物がドープされるので 8 1 膜 1 5 が N + 型化(低抵抗化)される。

上配した薄膜IGPETによれば、基板10と 810. 膜12との間に81, N。 膜11が介在して

(3)

第3凶は、本発明の便に他の奥施例による薄膜 I G P B T を示するので、額1 図にかけると同一部分には同一符号を付してその詳細な説明を省略する。第3 図の毎世の特徴とするところは、 B i O : 膜12 に P B T 形 成 部 を取聞むように 環状孔を形成した後、第1 図について述べたような方法により P B T 部 を形成し、しかる後 P B G (リン・シリケート・ガラス) などからなる(保護) 以 1 9 に 動述の 810 。膜12 に形成した 環状孔を形成してから基板上に全面的に 81 。 N 。

イオン性汚染物質の B10, 膜 1 2 への侵入を開止するようになつているので、 B10, 膜 1 2 上の単結晶 B 1 膜 1 3 に形成された活性領域としてのチャンネル領域がイオン性汚染物質によつて影響されるのを最小限にかさえることができる。また、単結晶 B 1 膜 1 3 には、 B1, B4、膜 1 1 が函級でなく、 B10, 膜 1 2 を介して扱するようになつているので、界面電荷密度 QBB が小さくなり、特性安定化上好ましい。ちなみに、 B1—B1, N4、界面の場合の QBB は約 1 01 1 / 叫であり、 B1—B10, 界面の場合の QBB は約 2 × 1 01 0 / 叫 である。

第2 図は、本条明の他の実施例による薄膜IG PBTを示するので、第1 図におけると同一部分 には同一符号を付してその詳細な訳明を省略する。 第2 図の萎世の特徴は、810, 膜12 のスクライ プラインA.Bに対応する個所にPBT形成部を 取囲むように孔を形成した後、単結晶81膜13 を形成し且つPBT形成部を取囲むように選択酸 化処理によりアイソレーション用 810, 膜18を

(4)

膜20を形成したととである。とのようにすると、81, 14, 膜20が保護膜19及び810, 膜12に形成した環状孔を介して基板製面の81, N。 膜11 と接触するので、PBT部は81, N。 膜11 及び20で全面的に包囲被覆される。従つて、前途した銀1図及び銀2図の場合よりもさらに大きなイオン性汚染防止効果又はパッシペーション効果が得られるものである。

なか、上記突施例では基板表面に 81, N。 膜を 形成したが、基板そのものを 81, N。 材で構成し てもよく、との場合には基板表面に 81, N。 膜を 形成しなくでよい。

図面の簡単な説明

第1図・第2図及び第3図はそれぞれ本発明の 異なる実施例による薄膜IGPBTを示す断面図 である。


10…基板、11…81,34腹、12…810。 腹、13…单結晶81膜。


(6)

代理人 弁理士 幕 田 利



特開昭56-111258(3)





(:

()